• Isolation between LO and sample clock signals and RF very good, but some sample clock leakage still evident.
• 5 th harmonic of 256 MHz sample clock -78 dBm at RF input.
• ADC problems
• Clock to digital output noise coupling limits operation to 150 Msps.
• Receiver showed the value of implementing the LNA as a separate circuit.
• Reduction of LO and sample clock leakage.
• Prevention of physical LNA heating from high power circuitry dissipation (ADC).
Proposed initial Silicon-on-Sapphire development
• 250 MHz to 2500 MHz RF range.
• I/Q direct quadrature down conversion with selectable instantaneous bandwidth up to 600 MHz.
• 40 dB dynamic range.
• Onboard ADC driver.
• 8 -20 dB BB gain range, 2 dB steps.
In context
• Allows entire receiver to be housed behind feed
• Lightweight and compact • Low power • Low cost (minimal connectors and cabling)
• RF in, digital fibre out.
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